Power MISFETs fabricated with superlatticed gate ''insulators'' and transition buffer layers - Liu, W.-C.; Lour, W.-S. (Elsevier)
A new GaAs MISFET with superlatticed gate ''insulator'' and transition buffer layer structure is proposed in this paper. The use of an undoped GaAsAl"0"."3Ga"0"."7As superlatticed gate ''insulator'' provides a high gate breakdown voltage ( 〉 36 V) with very low prebreakdown leakage current and a low gate capacitance (C"g"s), compared to usual MESFET devices. Due to the existence of the gate ''insulator'', a high carrier concentration can be employed in the active channel, which improves the outer-drain-current capability and transconductance (over 200 mS/mm can be expected if the gate length is reduced to 1 μm). Also three different transition-buffer layers i.e. superlattice, graded superlattice and modulation-doped (MD) structures have been inserted between the active-channel and buffer layer respectively, to offer an excellent carrier confinement (to obtain a small interface degraded region) or to enhance the electrical performance of the active channel. Finally, the IV characteristics, output conductance and transconductance g"m of the superlatticed gate FETs with different transition-buffer layers are investigated and compared. From the experimental results, it is clear that the proposed structures are suitable for power application.
http://linkinghub.elsevier.com/retrieve/pii/0038-1101(90)90213-X
Keywords: ZN; U